Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
281	The Keykos ArchitectureEighth Edition (DecemberThis paper was written by Norman Hardy and appeared in a slightly different form in Operating Systems Review, Add to Reading List Source URL: www.cap-lore.com Language: English - Date: 2009-05-04 18:57:36 Microkernel Capability-based security Domain Key Windows key Kernel Function key EROS Memory protection Computer architecture Security KeyKOS
282	SEPTEMBERWRL Research ReportShared Memory Add to Reading List Source URL: www.scs.stanford.edu Language: English - Date: 2006-10-01 20:57:19 Computer memory Transaction processing Compiler construction Concurrency Programming language design Consistency model Sequential consistency Memory model Linearizability Computing Software engineering Computer architecture
283	CS140 Operating Systems and Systems Programming Final Exam March 17, 2004 (Total time = 165 minutes, Total Points = 165) Name: (please print)______________________________ In recognition of and in the spirit of the Stanf Add to Reading List Source URL: www.scs.stanford.edu Language: English - Date: 2009-12-29 17:31:12 File system Inode Virtual memory Operating system Computing System software Computer architecture Operations research Planning Scheduling
284	Operating Systems: Internals and Design Principles Add to Reading List Source URL: homepage.smc.edu Language: English - Date: 2015-03-13 20:59:11 Central processing unit Memory buffer register Instruction set Microprocessor Instruction cycle Datapath Computer hardware Computer architecture Computing
285	Offline Compression for On-Chip RAM Nathan Cooprider John Regehr School of Computing, University of Utah Add to Reading List Source URL: www.cs.utah.edu Language: English - Date: 2007-03-27 19:07:01 Microcontrollers Arrays Computer performance Software optimization Atmel AVR Norwegian Institute of Technology Compiler optimization Pointer Random-access memory Computing Information science Computer architecture
286	A.I. Memo 528 MASSACHUSETTS INSTITUTE OF TECHNOLOGY ARTIFICIAL INTELLIGENCE Add to Reading List Source URL: www.unlambda.com Language: English - Date: 2011-10-21 08:18:35 Central processing unit Instruction set Microcode PDP-10 Lisp machine Memory address Pointer Addressing mode PicoBlaze Computer architecture Computing Computer hardware
287	Review: Thread package API • tid thread create (void (fn) (void ), void arg); - Create a new thread that calls fn with arg • void thread exit (); • void thread join (tid thread); Add to Reading List Source URL: www.scs.stanford.edu Language: English* - Date: 2010-01-12 17:15:16 Computer architecture Computer hardware Transaction processing Central processing unit Linearizability CPU cache Parallel computing Thread Consistency model Computing Computer memory Concurrency control
288	Technical Specification – Page 1 Firmware-Extensions Software Package for Routers You can find the software packages pre- configured and compiled in the Flash-Memory of our routers ERT100 and MRT150N. Of course these Add to Reading List Source URL: www.lyconsys.com Language: English - Date: 2012-10-29 08:15:31 Computer network security Internet protocols Virtual private networks Tunneling protocols OpenVPN Internet standards IPv6 Internet protocol suite Router Computing Network architecture Internet
289	Behavior Research Methods 2005, 37 (2), The computational implementation of the landscape model: Modeling inferential processes and memory Add to Reading List Source URL: www.brainandeducationlab.nl Language: English - Date: 2014-10-24 09:23:10 Mental processes Computational neuroscience Neural networks Cognitive architecture Working memory Connectionism ACT-R Artificial neuron Recall Mind Cognitive science Ethology
290	do i: Two Hardware-Based Approaches for Deterministic Multiprocessor Replay By Derek R. Hower, Pablo Montesinos, Luis Ceze, Mark D. Hill, and Josep Torrellas Add to Reading List Source URL: homes.cs.washington.edu Language: English - Date: 2009-05-20 10:28:00 Central processing unit Parallel computing Chunk Process CPU cache Computer architecture Computing Computer hardware Computer memory

UPDATE